

_ remanive specification
Preliminary Specification
Approval Specification

MODEL NO.: V546H1 SUFFIX: LH2

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your confirmand comments.	nation with your signature

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Wei-ting Hsu

Version 2.3 1 Date : 27 Sep 2010





CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 FEATURES	4
1.3 APPLICATION	4
1.4 GENERAL SPECIFICATIONS	4
1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
2.2 ELECTRICAL ABSOLUTE RATINGS	6
3. ELECTRICAL CHARACTERISTICS	7
3.2 BACKLIGHT UNIT	
4. BLOCK DIAGRAM OF INTERFACE	13
4.1 TFT LCD MODULE	
5.2 BACKLIGHT UNIT	
5.3 INVERTER UNIT	
5.4 BLOCK DIAGRAM OF INTERFACE	
5.5 LVDS INTERFACE	20
5.6 COLOR DATA INPUT ASSIGNMENT	
6. INTERFACE TIMING	24
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	24
7. OPTICAL CHARACTERISTICS	28
7.1 TEST CONDITIONS	28
7.2 OPTICAL SPECIFICATIONS	28
8. DEFINITION OF LABELS	32
8.1 CMI MODULE LABEL	32
9. PACKING	33
9.1 PACKING SPECIFICATIONS	33
9.2 PACKING METHOD	33
10. PRECAUTIONS	35
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	35
10.2 SAFETY PRECAUTIONS	35
10.3 SAFETY STANDARDS	35
11. MECHANICAL CHARACTERISTIC	

Version 2.3 2 Date: 27 Sep 2010





REVISION HISTORY

Version	Date	Page(New)	Section	Description

Version 2.3 Date : 27 Sep 2010



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V546H1-LH2 is a 54.6" TFT Liquid Crystal Display module with 22-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 1.073G colors (10bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to Gray typical 4.5ms)
- High color saturation (72% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1209.6(H) x 680.4(V) (54.6" diagonal)	mm	(1)
Bezel Opening Area	1217.6 (H) x 688.4 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.21(H) x 0.63(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.073G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Super clear Hardness (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	1266.1	1267.6	1269.1	mm	
Module Size	Vertical (V)	737.2	738.4	739.6	mm	(1), (2)
	Depth (D)	38.5	40	41.5	mm	
	Weight	-	20500	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.

Version 2.3 4 Date: 27 Sep 2010





2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Cumbal	V	alue	Unit	Note	
Item	Symbol	Min. Max.		Offic	Note	
Storage Temperature	T _{ST}	-20	+60	ōC	(1)	
Operating Ambient Temperature	T_OP	0	50	ōC	(1), (2)	
Shock (Non-Operating)	±X, ±Y		30	G	(3), (5)	
Shock (Non-Operating)	S _{NOP} ±Z	-	30	G	(3), (3)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.3 5 Date: 27 Sep 2010





2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	Value		Note
		Min.	Max.	0	
Power Supply Voltage	V_{CC}	-0.3	13.5	V	(1)
Logic Input Voltage	V_{IN}	-0.3	3.6	V	(1)

2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
Item	Syllibol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W	_	3000	V _{RMS}		

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Version 2.3 6 Date : 27 Sep 2010





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION


3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

	Parameter		Cumbal	Value			Unit	Note
Parameter		Symbol	Min.	Тур.	Max.	Utill	note	
Power S	upply Voltag	je	V_{CC}	10.8	12	13.2	V	(1)
Rush Cu	ırrent		I _{RUSH}	Ī	-	5.2	Α	(2)
Power Supply White			-	1.7	-	Α		
	uppiy	Black	I _{CC}	-	1.7	-	Α	(3)
Current		Vertical Stripe		-	2.6	3.1	Α	
LVDS	Common In	put Voltage	V_{LVC}	1.125	1.25	1.375	V	
Interfac e	Terminating Resistor		R⊤	-	100	-	ohm	
CMIS Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V		
interfac e	Input Low T Voltage	hreshold	V _{IL}	0		0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:









Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, $Ta = 25 \pm 2$ ${}^{\circ}C$, f_v = 60Hz, whereas a power dissipation check pattern below is displayed.



Version 2.3 Date: 27 Sep 2010

Date: 27 Sep 2010





PRODUCT SPECIFICATION

3.2 BACKLIGHT UNIT

Version 2.3

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note		
raiailielei	Syllibol	Min.	Тур.	Max.	Offic	Note	
Lamp Input Voltage	V_{L}	-	1440	-	V_{RMS}	-	
Lamp Current	ΙL	4.5	5.0	5.5	mA_RMS	(1)	
Lamp Turn On Voltage	Vs	ı	-	3155	V_{RMS}	(2), Ta = 0 ^o C	
Lamp rum on voltage	VS	ı	-	2425	V_{RMS}	(2), Ta = 25 ^o C	
Operating Frequency	F_L	30	55	80	KHz	(3)	
Lamp Life Time	L_BL	50,000	-	1	Hrs	(4)	

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)

		`	,			
Parameter	Symbol	Value		Unit	Note	
Farameter	Syllibol	Min.	Тур.	Max.	Ullit	Note
Total Power Consumption	P ₂₅₅	-	160	175	W	(5),(6) $I_L = 5.0 \text{mA}$
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Supply Voltage Difference	V_D	-	-	1	V_{DC}	(7)
Power Supply Current	I_{BL}	-	6.67	7.3	Α	Non Dimming
Input Ripple Noise	-	-	-	912	mV_{P-P}	V _{BL} =22.8V
Oscillating Frequency	F _w	52	55	58	kHz	(3)
Dimming frequency	F_B	150	160	170	Hz	
Minimum Duty Ratio	D_{MIN}	-	20	-	%	

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at $Ta = 25 \pm 2^{\circ}C$ and $I_{L} = 4.5^{\sim} 5.5 \text{mArms}$.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 54.6" backlight unit under input voltage 24V, average lamp current 5.3mA and lighting 30 minutes later.
- Note (7) The voltage difference of power supply voltage (V_{BL}) between Master and Slave board could not over 1V.


over 1V.





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION



Version 2.3 Date: 27 Sep 2010 10





3.2.3 INVERTER INTERFACE CHARACTERISTICS


Doromotor		Symbol	Test	Value		Lloit	Noto	
Parameter	Parameter		Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	V_{BLON}		2.0		5.0	٧	
On/On Control voitage	OFF	V BLON	_	0	_	0.8	V	
Internal PWM Control	MAX	V_{IPWM}	_	2.85	3.0	3.15	V	Maximum duty ratio
Voltage	MIN	V IPWM		_	0	_	V	Minimum duty ratio
External PWM Control	HI	V_{EPWM}	_	2.0	_	5.0	V	Duty on
Voltage	LO	▼ EPW M		0	_	0.8	V	Duty off
Status Signal	HI	Status	_	3.0	3.3	3.6	V	Normal
Status Signal	LO	Status		0	_	0.8	V	Abnormal
VBL Rising Time	VBL Rising Time		_	30	_		ms	10%-90%V _{BL}
VBL Falling Time		Tf1		30	_		ms	10 /0-30 /0 V BL
Control Signal Rising Tin	ne	Tr				100	ms	
Control Signal Falling Tir	ne	Tf				100	ms	
PWM Signal Rising Time)	T_{PWMR}				50	us	
PWM Signal Falling Time	Э	T_{PWMF}				50	us	
Input impedance		R_{IN}		1	-		МΩ	
PWM Delay Time		T_PWM		100			ms	
-		T _{on}	_	300	_		ms	
BLON Delay Time		T _{on1}	_	300			ms	
BLON Off Time		T_{off}	-	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL












Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







5 .INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

CNF1 Connector Part No.: JAE Taiwan (台灣航空電子) FI-RE51S-HF or equivalent.

Pin	Name	Description	Note				
1	GND	ID Ground					
2	MEN	MEMC function selection	4				
3	MCFG0	MEMC function selection					
4	MCFG1	MEMC function selection	4				
5	LVDS8b	8bit/10bit LVDS input selection	5				
6	GV_mode	Graphic / Video mode selection	6				
7	SELLVDS	LVDS data format Selection	2				
8	Res.	No Connection					
9	Res.	No Connection					
10	ODSEL	Overdrive Lookup Table Selection	3				
11	GND	Ground					
12	ERX0-	2nd pixel Negative LVDS differential data input. Channel 0					
13	ERX0+	2nd pixel Positive LVDS differential data input. Channel 0					
	ERX1-	2nd pixel Negative LVDS differential data input. Channel 1					
	ERX1+	2nd pixel Positive LVDS differential data input. Channel 1					
16	ERX2-	2nd pixel Negative LVDS differential data input. Channel 2					
17	ERX2+	2nd pixel Positive LVDS differential data input. Channel 2					
18	GND	Ground					
19	ECLK-	2nd pixel Negative LVDS differential clock input.					
20	ECLK+	2nd pixel Positive LVDS differential clock input.					
21	GND	Ground					
22	ERX3-	2nd pixel Negative LVDS differential data input. Channel 3					
23	ERX3+	2nd pixel Positive LVDS differential data input. Channel 3					
24	ERX4-	2nd pixel Negative LVDS differential data input. Channel 4					
25	ERX4+	2nd pixel Positive LVDS differential data input. Channel 4					
26	N.C.	No Connection	1				
27	N.C.	No Connection	1				
28	ORX0-	1st pixel Negative LVDS differential data input. Channel 0					
29	ORX0+	1st pixel Positive LVDS differential data input. Channel 0					
30	ORX1-	1st pixel Negative LVDS differential data input. Channel 1					
31	ORX1+	1st pixel Positive LVDS differential data input. Channel 1					
32	ORX2-	1st pixel Negative LVDS differential data input. Channel 2					
	ORX2+	1st pixel Positive LVDS differential data input. Channel 2					
34	GND	Ground					

Version 2.3 14 Date: 27 Sep 2010

Date: 27 Sep 2010





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

35	OCLK-	1st pixel Negative LVDS differential clock input.			
36	OCLK+	1st pixel Positive LVDS differential clock input.			
37	GND	Ground			
38	ORX3-	1st pixel Negative LVDS differential data input. Channel 3			
39	ORX3+	1st pixel Positive LVDS differential data input. Channel 3			
40	ORX4-	1st pixel Negative LVDS differential data input. Channel 4			
41	ORX4+	1st pixel Positive LVDS differential data input. Channel 4			
42	N.C.	No Connection	1		
43	N.C.	No Connection	1		
44	GND	Ground			
45	GND	Ground			
46	GND	Ground			
47	N.C.	No Connection			
48	VCC	+12V power supply			
49	VCC	+12V power supply			
50	VCC	+12V power supply			
51	VCC	+12V power supply			

Note (1) Reserved for internal use. Please leave it open.

Note (2)

Version 2.3

SELLVDS	Mode		
L(default)	VESA		
Н	JEIDA		

L: Connect to GND, H: Connect to +3.3V

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Description
L(default)	Lookup table was optimized for 60 Hz frame rate input.
Н	Lookup table was optimized for 50 Hz frame rate input.

L: Connect to GND, H: Connect to +3.3V

Note (4) Motion Engine (ME) Level & Demo Function Table

Motion engine level must be adjusted after video mode is selected (or entered).

Adjusting the motion engine level in graphic mode has no effect

MEN MCFG1 MCFG0 Notes

15

Date: 27 Sep 2010





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Blanki	Blanking disable	0	0	0		(a)		
	Auto blanking	nking 0 0		1	(b)			
ng	Blanking enable	0	1	0	(c)			
	Effect of ME → De blur De judder Halo						Halo	
Demo	mode (d)	0	1	1	Demo Window			
	Strong	1	0	0			Strong	
ME	Medium(Defau lt)	1	0	1			Normal	
Level	Weak	1	1	0	Enable	×	×	
	OFF	1	1	1	×	×	×	
			(e) (f) (g)				

- (a) Module re-starts processing video signals from Frontend scaler control board.
- (b) During sync unstable period such as format change, 60Hz <-> 50Hz. MCFG0 can be used to insert blanking of 500ms. This signal is toggled.
- (c) Module continues to insert blanking until blanking disable signal is received from frontend scaler board.
- (d) Demo window mode: Demo Window appears to the left half of display area. Left side with frame is 120Hz with MEMC, and right side is 120Hz w/o motion compensation.
- (e) GPIO (General Purpose I/O) sequence of ME Level: (1) MEN; (2) MCFG1; (3) MCFG0. GPIO sequence of Blanking Enable, Blanking Disable and Demo window: (1) MCFG1; (2) MCFG0; (3) MEN.
- (f) Each scaler command must be maintained the same voltage level at least 100ms.
- (g) 0 : Connect to GND, 1:+3.3V

Note (5) 8bit/10bit LVDS input selection

LVDS8b	Bit depth
H(default)	8bit
L	10bit

L: Connect to GND, H: Connect to +3.3V

Note (6) Graphic / Video mode selection

Version 2.3

There is no prohibited time period for switching between Graphic mode and Video mode.

When this switching signal is input, LCD will be reset and will re-start selected mode.

16





GV_mode	Mode select	MEMC ON/OFF
H(default)	Graphic mode	MEMC OFF
L	Video mode	MEMC ON

L: Connect to GND, H: Connect to +3.3V


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN101-CN108: CP042ESFA00 (Cvilux)

Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042ESFA00, manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux)



Version 2.3 17 Date: 27 Sep 2010





5.3 INVERTER UNIT

CN1: Cl0114M1HR0-LF (Cvilux)

Pin N º	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	Status (Signal Output Pin)	Normal (3.3V) Abnormal (GND)
12	E_PWM	External PWM Control Signal
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

Note (1) PIN 12:External PWM Control (Use Pin 12): Pin 13 must open.

Note (2) PIN 13:Intermal PWM Control (Use Pin 13): Pin 12 must open.

Note (3) Pin 12(E_PWM) and Pin 13(I_PWM) can't open in same period.

CN2-CN4: Cl0112M1HR0-LF (Cvilux)

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC
12	NC	NC

CN5-CN32: SM02 -BDAS-3-TB (JST)

Pin No.	Symbol	Description
1	CCFL	CCFL high voltage
2	CCFL	CCFL high voltage

Version 2.3 Date: 27 Sep 2010 18






CN103-CN105: 528521070 (Molex)

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.



5.4 BLOCK DIAGRAM OF INTERFACE



LVDS Input

LVDS Receiver

5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H

Version 2.3 Date: 27 Sep 2010 20


Date: 27 Sep 2010





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

RSVD: Reserved

Version 2.3

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color

21





versus data input.

																ata		nal													
	Color					R	ed									Gre	en									BI	ue				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	: (:		:	:	:	:
Of	_ : :			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	;	:	:	•	:	:		:	:	:
Red	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:				:		:	:			:		:	:	:	: \				:	1	:	:	•	:	- 1
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:		:	:	:	:	:	:	:	:	:
Green	Green (1021)	0	0	0	0	0	0	0	0	0	0					1	N	1	1	0	1	0	0	0	0	0	0	0	0	0	0
aroon	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1			1	1	1		1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	-	-	1	1	1	1		1		1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	: .					:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	: .	:	1	:		:	1	:	:	:	:	:	:	:	:	:	:	: .	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
Diac	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.3 22 Date: 27 Sep 2010





Version 2.3 Date: 27 Sep 2010 23





6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60	74.25	78	MHz	-
LVDS Receiver Clock	Input cycle to cycle jitter	Trel	-	-	200	ps	-
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	-
LVDS RECEIVED dia	Hold Time	Tlvhd	600	-	-	ps	-
	Frame Rate		57	60	61	Hz	-
	Tranic Kate		47	50	53	112	
Vertical Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+T
Term	Total						vb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
	Total	Th	1050	1100	1150	Тс	Th=Thd+T
Horizontal Active Display	Total						hb
Term	Display	Thd	960	960	960	Тс	-
	Blank	Thb	90	140	190	Тс	-

Version 2.3 24 Date : 27 Sep 2010





. 6.2 INTERNAL SIGNAL TIMING SPECIFICATIONS (FRCightarrow T-CON)

The input signal timing specifications are shown as the following table and timing diagram.

	· ·						3
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60	74.25	78	MHz	-
LVDS Receiver Clock	Input cycle						
LVDS Receiver Clock	to cycle	Trcl	-	-	200	ps	-
	jitter						
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	-
LVDS Receiver Data	Hold Time	Tlvhd	600	-	-	ps	-
	Enoma Data		57	60	61	II.	-
	Frame Rate		47	50	53	Hz	
Vertical Active Display	T-4-1	Tv	1115	1125	1135	Th	Tv=Tvd+T
Term	Total			_ 1			vb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
	Tatal	Th	1050	1100	1150	Tc	Th=Thd+T
Horizontal Active Display	Total						hb
Term	Display	Thd	960	960	960	Тс	-
	Blank	Thb	90	140	190	Тс	-

Note: Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note(1): LVDS Clock should not over 80MHz even if H-total or V-total is in spec, and the frequency follows the equation below.

LVDS CLK= Frame rate * H-total * V-total

Version 2.3 25 Date: 27 Sep 2010







Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

INPUT SIGNAL TIMING DIAGRAM



LVDS RECEIVER INTERFACE TIMING DIAGRAM



Version 2.3 26 Date: 27 Sep 2010

Date: 27 Sep 2010




Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

6.3 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Note:

Version 2.3

- (1) The supply voltage of the external system for the module input should follow the definition of
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3)In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4)T4 should be measured after the module has been fully discharged between power off and
 - on period. (5) Interface signal shall not be kept at high impedance when the power is on.

27



7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V_{CC}	12V	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"
Lamp Current	Ι _L	5.0±0.5	mA
Oscillating Frequency (Inverter)	F_W	55±3	KHz
Vertical Frame Rate	Fr	120	Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio	Contrast Ratio Response Time			3000	4000	-	-	Note (2)
Response Tim				-	4.5	12	ms	Note (3)
Center Luminance of White		Lc		400	500	-	cd/ m ²	Note (4)
White Variation	n	δW		-	-	1.3	-	Note (7)
Cross Talk		СТ		-	-	4	%	Note (5)
	Red	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.634		-	
	neu	Ry	Viewing angle at		0.331	Typ.+ 0.03	-	
	Green	Gx	normal direction		0.294		-	
Onlaw	Green	Gy		Тур	0.598		-	Note (C)
Color	Divis	Bx		0.03	0.150		-	Note (6)
Chromaticity	Blue	Ву			0.058		-	
	Maite	Wx			0.280		-	
	White	Wy			0.290		-	
	Color Gamut				72	-	%	NTSC
	Harizantal	θ_{x} +		80	88	-		
Viewing	Horizontal	θ _x -	OD: 00	80	88	-	Dos	Note (4)
Angle	Vantiaal	θγ+	CR≥20	80	88	-	Deg.	Note (1)
	Vertical	θ _Y -		80	88	-		

Version 2.3 Date: 27 Sep 2010 28






Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Conoscope



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L1023 / L0


L1023: Luminance of gray level 1023

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time:

Version 2.3



The driving signal means the signal of gray level 0, 255, 511, 767 and 1023.

Gray to gray average time means the average switching time of gray level 0, 255, 511, 767 and 1023 to each other.

Date: 27 Sep 2010

29





Note (4) Definition of Luminance of White (L_C) :

Measure the luminance of gray level 1023 at center point.

 $L_C = L$ (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

(a)


 Y_A = Luminance of measured location without gray level 1023 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 1023 pattern (cd/m²)



 Y_A = Luminance of measured location without gray level 1023 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 1023 pattern (cd/m²)








Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 1023 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$








8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.









(a) Model Name: V546H1-LH2

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

(c) CMI barcode definition:

Serial ID: XX-XX-X-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMI internal use	-
XX	Revision	Cover all the change
X-XX	CMI internal use	-
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4 Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
L	Product line #	Line 1=1, Line 2=2, Line 3=3,
NNNN	Serial number	Manufacturing sequence of product



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION


9. PACKING

9.1 PACKING SPECIFICATIONS

- (1) 2 LCD TV modules / 1 Box
- (2) Box dimensions: 1334(L) X 284 (W) X 856 (H)
- (3) Weight: approximately 46 Kg (2 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method








Figure.9-1 packing method









Air Transportation Gross : 199Kg




Figure. 9-2 Packing method



10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
	UL	UL 60950-1: 2003
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-03
	СВ	IEC 60950-1:2001
Audio/Video Apparatus	UL	UL 60065: 2003
	cUL	CAN/CSA C22.2 No.60065-03

Version 2.3 35 Date: 27 Sep 2010






СВ	IEC 60065:2001

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.

Version 2.3 36 Date : 27 Sep 2010




11. MECHANICAL CHARACTERISTIC



Version 2.3 37 Date: 27 Sep 2010





Version 2.3 38 Date: 27 Sep 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited